

Figure 1 Block Diagram of Preferred Multi Channel Desynchronizer

Fig. 1

Arithmetic Unit Block Diagram




Fig 2

Memory Map of RAM#1 for desynchronizing 12 channels of DS3 signal dropped from OC-12 signal

| Ch#1 FIFO Address Difference |
|-------------------------------|
| Ch#2 FIFO Address Difference |
| Ch#3 FIFO Address Difference |
| Ch#4 FIFO Address Difference |
| Ch#5 FIFO Address Difference |
| Ch#6 FIFO Address Difference |
| Ch#7 FIFO Address Difference |
| Ch#8 FIFO Address Difference |
| Ch#9 FIFO Address Difference |
| Ch#10 FIFO Address Difference |
| Ch#11 FIFO Address Difference |
| Ch#12 FIFO Address Difference |
| 0 |
| 8 |
| 1/64 of UI Phase Increment |
| 1/64 |

NOTE: N can be chosen for specific leak rate. Few more addresses can be added to the RAM#1 address space to enable adaptive bit leak rate!

Memory Map of RAM#2 for desynchronizing 12 channels of DS3 signal dropped from OC-12 signal

| Ch#1 Accumulated FIFO Address Difference |
|---|
| Ch#2 Accumulated FIFO Address Difference |
| Ch#3 Accumulated FIFO Address Difference |
| Ch#4 Accumulated FIFO Address Difference |
| Ch#5 Accumulated FIFO Address Difference |
| Ch#6 Accumulated FIFO Address Difference |
| Ch#7 Accumulated FIFO Address Difference |
| Ch#8 Accumulated FIFO Address Difference |
| Ch#9 Accumulated FIFO Address Difference |
| Ch#10 Accumulated FIFO Address Difference |
| Ch#11 Accumulated FIFO Address Difference |
| Ch#12 Accumulated FIFO Address Difference |
| Ch#1 Pointer Adjustment Bits # |
| Ch#2 Pointer Adjustment Bits # |
| Ch#3 Pointer Adjustment Bits # |
| Ch#4 Pointer Adjustment Bits # |
| Ch#5 Pointer Adjustment Bits # |
| Ch#6 Pointer Adjustment Bits # |
| Ch#7 Pointer Adjustment Bits # |
| Ch#8 Pointer Adjustment Bits # |
| Ch#9 Pointer Adjustment Bits # |
| Ch#10 Pointer Adjustment Bits # |
| Ch#11 Pointer Adjustment Bits # |
| Ch#12 Pointer Adjustment Bits # |
| Spare Address for Holding Intermediate Values |
| |

Fig.

Arithmetic Unit Block Diagram




Fig. 4




Fig. 5

1.1




Fig. 6




Fig. 7

Arithmetic Unit Block Diagram





Fig. 8



F19. 9

Arithmetic Unit Block Diagram Phase Increment Step #7 Add (Subtract) Bit 42 1/N Phase Increment Leak Phase Increment to Current Phase RAM Write FIFO Address Increment address #1 #1 36 Use Spare Address to Store Intermediate Value Δ/Σ REG Read FIFO Address 40 CNT2 44 RAM CNT1 address #2 #2 46 CNTO CNT4 address #2 Number of Bits in address #3 FIFO Related to Controll Circuit Pointer Adjustment CNT[5:0] CNT5 Current Phase Increment Stored in Previous Step 48

Fig. 10

Arithmetic Unit Block Diagram Step #8 Update the Number of Bits in FIFO Related to Pointer Adjustment 1/N 42 RAM Write FIFO Address MUX #1 Current Number of Bits in Δ/Σ FIFO Related to Pointer REG Adjustment Read FIFO Address MUX #2 40 CNT2 RAM CNT1 address #2 #2 46 CNTO CNT4 address #1 address #2 Number of Bits in Controll Circuit FIFO Related to Pointer Adjustment CNT[5-0] CNT5 Previous Number of Bits in FIFO Related to Pointer Adjustment

Fig. 11

Endless Phase Modulators Common Control Block




Fig. 12

Figure 13 Endless Phase Modulator Delay Line




Fig. 13






Fig. 14




Figure 15 Alternate Embodiment Using SSB Modulators

Fig. 15

